We represent concurrent processes as Boolean propositions or gates, cast in the role of acceptors of concurrent behavior. This properly extends other mainstream representations of concurrent behavior such as event structures, yet is defined more simply. It admits an intrinsic notion of duality that permits processes to be viewed as either schedules or automata. Its algebraic structure is essentially that of linear logic, with its morphisms being consequence-preserving renamings of propositions, and with its operations forming the core of a natural concurrent programming language.
Iiitroduction
iVe understand sequential behavior very well today, namely in terms of acceptance of such behavior by sequential automata, e.g. a pushdown automaton accepting an English sentence. We propose to understand concurrent behavior via acceptance by concurrent automata of a particularly simple kind, namely Boolean gates as devices implementing Boolean propositions. Since the notion of a general Boolean gate, as just any n-ary operation f : 2" -+ 2, is simpler than the notion of say a pushdown automaton, we can expect the resulting mathematics of concurrent behavior to be correspondingly more elegant than that of sequential behavior. It is less obvious what aspects of concurrent behavior are expressible using gates. ~ 'This work was supported by ONR under grant number N00014-92-5-1974, and a gift from Mitsubishi. The first author was also supported by an Accel Partners Fellowsliip. 0272-5428193 $03.00 0 1993 IEEE Computational behavior is understood today in terms of formal languages as sets of possibly infinite strings, referred to in concurrency circles as trace semantics. Choice is expressed by a global choice of string from the language, made once at the beginning of the computation, while time is expressed by the linear order of symbol occurrences or events, also a global notion.
Branching time, first raised as an issue by Robin Milner [16], makes choice a local phenomenon by distinguishing late branching a(b + c ) from early branching ab + ac for atomic a and b, an issue that arises for nondeterministic programming languages. This distinction is needed because the program ab+ac specifies a choice made before learning the outcome of the a , creating the possibility of a deadlock that the betterinformed former program a(b+c) may be able to avoid. The resistance that met this notion in its first five years has since evaporated. Automata respect the branching time distinction, but also draw many other less relevant distinctions, such as how many times a while loop has been unrolled. Thus one seeks a model intermediate in abstractness between automata and formal languages.
True concurrency makes time a local phenomenon by relaxing the linear ordering of events to a partial order and so relaxing the requirement that all spatially remote pairs of events have a well-defined temporal order. In this way true concurrency distinguishes parallel composition allb from the choice ab + ba, even for atomic events a and b, by taking allb to mean the performance of a and b without regard for order rather than in either order, a distinction that normally passes unnoticed in both everyday conversation and mathematics but not in treating mutual exclusion or mutex. Trace semantics in contrast obtains the meaning of al(b by decomposing a and b into their atomic constituents and identifying allb with ab + ba for atoms a and b.
This distinction was understood as an issue earlier than branching time, the earliest proponents including Petri [20] , Greif [9] , Mazurkiewicz [14] , Grabowski [8] , Nielsen, Plotkin, and Winskel [18] , and the second author [21] . Yet the need for this distinction has proved even more controversial than the need for branching time. Here are our reasons for making this distinction.
First, the decomposability premise of trace semantics requires the process to be an actual implemented program as opposed to a mere specification, and furthermore that this implementation be visible to the verifier. The former assumption prevents reasoning about the behavior of processes for which only an abstract specification is available, while the latter ignores those vendors who for either commercial advantage or flexibility of maintenance keep their implementation hidden, in either case preventing customers from reasoning about their purchase if the above meaning of allb is the only one available. Second, trace semantics assumes global time, contradicted by the physical reality of relativity and the engineering reality of delays in networks. Third, it assumes that atomicity is a fixed predicate, when in practice one finds the need to vary granularity, or refine atomicity as it is called in concurrency circles. In some contexts one regards a=b+c as one instruction, in others as two fetches, an addition, and a store, in yet others as the movement of many bits or even of many electrons.
We show in section 5 how the gates-as-acceptors view of concurrent behavior draws the distinction between true concurrency and mutex.
Besides the general contribution made by the overall gates-as-acceptors framework, we also make the following specific technical contributions. 0 Schedules and automata constitute respectively declarative and imperative programming styles. We pair these up by representing both as binary relations, with the pairing defined in a strikingly simple way by converse (transpose) of binary relations. This pairing turns out to be a duality analogous to vector space duality in that it also pairs up transformations between gates, with each pair going in opposite directions.
This duality is the negation operation of the Chu algebra of gates, constituting a previously studied model of Girard's linear logic [13, 21. We define the remaining primitive operations of linear logic by the novel use of circuits, giving them a clear operational meaning in terms of behavior accepted by those circuits. And we further interpret these operations as useful connectives of a concurrent programming language. 0 Noting that the representation of early branching and mutex as the respective regular expressions ab+ac and ab+ba requires mentioning a twice in each case, we shall represent these as gate-based schedules that mention each event only once. This eliminates the usual dependence on labeling needed to distinguish these two notions from respectively late branching a(b + c ) and true concurrency allb.
In addition, by tying this framework into the algebra of Chu spaces [l, 13, 2, 241 we implicitly bring to bear on gates-as-acceptors the by-now-considerable machinery of both Chu-ology and linear logic, with the expectation moreover of seeing many further developments in this very interesting and (we conjecture) extremely rich new field.
Processes as Gates

Dynamic Acceptance
We propose to understand processes in terms of Boolean gates or propositions as acceptors of the behavior of their inputs. We define a gate P = (A, X) to consist of a set A of inputs each monitoring one event, and a set X C 2A of subsets of A called states, constituting the satisfying assignments of the proposition.
A subset of A denotes the assignment of the value 1 or true to its members and 0 or false to its nonmembers, and the satisfying assignments are those that make the output 1. (This definition remains sound for infinite A and X, required for infinite behaviors.)
By analogy with formal languages we might view each satisfying assignment as an accepted state, making X E'. This static view is the wrong analogy however, since it contains no notion of dynamics: whiie there is global choice (the gate either accepts this assignment or that), there is no notion of time, global or otherwise.
Instead we interpret acceptance dynamically, regarding the inputs as toggling independently, asynchronously, and monotonically, namely from 0 to 1 (and hence toggling a t most once), with the total such activity being accepted when the output remains constantly a t 1 throughout. Intuitively this toggling activity constitutes a behavior. We associate each input with a distinct event, and identify the unique 0-1 transition of that input with the occurrence of its associated event.
We may depict X C 2A naturally as the Hasse di- ( 4 1 Figure 1 .
We interpret these Q G 00 (e) 0 (f) a 3 b Six 2-input gates gates as representing the following processes. The conjunction a A b describes a process that starts with both inputs at 1, and which goes nowhere. The disjunction a V b starts in a nondeterministically chosen state 10 or 01 and the zero input then toggles. The implication a + b toggles first a then b and hence is sequential. The constantly true gate l[a, b] (our notation for indicating variables present yet not otherwise named in the proposition) permits a and 6 to toggle independently, denoting their pure noninteracting concurrence. The constant O[a, b] is the inconsistent gate, which does not behave a t all and cannot be observed. The equivalence a E b synchronizes its inputs. (Calibrate by comparing how you would have defined synchronization in your favorite model of concurrent behavior, bearing in mind that the model here has a delightful algebra.)
Behaviors accepted by gates
The restriction to monotone inputs limits behaviors to upward movement in the automaton, with respect to the orientation of Figure 1 , putting us in the world of event-structure-like models, where the natural notion of behavior is an ascending p a t h in the A-cube. Natural, that is, for events that happen sequentially. In the "true concurrency'' hierarchy, a path or trace going up one event a t a time is called interleaving semantics, while one going up several events a t a time is called step semantics [4] (this term motivated by Petri net terminology [25, p.201 and the form of concurrency implicit in SCCS [17] ), both being weaker [6] than partial order semantics [9, 8, 211. According to [23, 71, a "truly concurrent" trajectory is a homotopy class of paths, meaning a broad but hole-free path, where a hole denotes mutual exclusion at the hole and hence implies a choice of which side of the hole to go round, i.e. which order the mutexed processes should go in.
However it is unreasonable in practice to insist that a particular behavior of a process contain no choices, since at any given level of granularity of behavior one may prefer to gloss over choices that are unimportant at that level. In the absence of any obvious structure that a run should always have, we define a behavior Y of a gate (A, X ) to be a subset Y 2 X. Dually we define a property (or consequence) Y of ( A , X ) to be a superset X g Y 2 2A of X .
( A , X ) is uniquely determined by the set of all its behaviors, namely as their disjunction (union of all such Y ' s ) , as well as by the set of all its properties, namely as their conjunction (intersection of all such calling (A, X ) a behavior or model of (A, Y) and conversely (A, Y) a property or consequence of (A, X ) . Ordinarily b is a relation from structures to propositions, but gates as acceptors straddle this traditional boundary and are a t home in either role, with then being a transitive relation. Thus in figure 1 we have the chain Y 's) .
Dual views of a gate
A schedule of events is an intrinsically declarative program, while a state automaton is of course imperative. Figure 1 depicted gates as automata. Here we give a method of depicting a gate as the schedule dual to that automaton.
The idea is to work with the A x X membership relation defining x' g 2A as an ordinary binary relation that we can transpose to form the dual gate (,U,A), whose automaton we shall then regard as the schedule view of (A, X). The black points of the Hasse diagram will then denote the real events, those constituting A, and the dimensions of the diagram denote the states of x .
Applying this to Figure 1 , we first obtain their binary relations as follows, with row a above row 6. , and (f) have repeated rows, whence their transposition is not the relation of any proposition, since X must be a set of states, not a multiset. We refer to as TO a proposition having no repeated rows, by analogy with topology, regarding A as the points of a topological space and the elements of X as its open sets. The TO propositions are equivalently those having among its properties no equivalences a b save vacuous properties of the form a G a.
These are the propositions whose duals exist as propositions, whose automata we can therefore draw.
It will be seen from this construction that time in a schedule flows downwards. As a reminder of this, and to indicate that this diagram is intended as a schedule rather than an automaton, we attach a downward arrow to the upper left of each schedule, and if there is any ambiguity, an upward arrow to the lower right of each automaton, as in Figure 9 .
The In addition to obtaining a dual Hasse diagram in this way, we also obtain a dual Boolean proposition, having states instead of events for its variables.
Causal structure
In all the pictures above, the structure of the gate is given by a boolean algebra 2A or 2x. It is natural to ask if we can represent this by a simpler picture. We could just have a poset corresponding t o 2 A , but we shall show that this is not enough. We do need almost the entire boolean algebra structure to represent the gate. For A infinite, such a Boolean algebra must be further specified to be complete (has arbitrary meets and joins) and atomic (every maximal chain has a second-least element), standardly called a C A B A . We refer t o the CABA that X is embedded in as equipping X with its causal structure, thereby turning X from a mere set of states to a state space.
The "almost" is prompted by the following theorem, valid for all cardinalities of A, that for finite A permits a savings of up to an exponential in depicting gates as two-toned Hasse diagrams as in Figure 1 (without the bit-string labels). Lattice theoretically this is a basic theorem about unique embedding of profinite distributive lattices [ll, p.2501 in CABA's; here we give the construction in more elementary terms for greater accessibility.
Theorem 1 Let X E B generate' the C A B A B , and let L c B be any subcomplete lattice2 of B such that X Then B i s the unique extension of L to a C A B A generated b y X . L .
That is, given just the Hasse diagram of such a lattice L, with X L indicated, we can deduce not only the full n-cube from whence it came but where L must embed in it, i.e. what bit-strings to label both the real (X) and imaginary ( L -X ) states of L with.
Proof:
The idea is to identify certain elements of L , which we then put in 1-1 correspondence with the atoms of B. We take A to be the set of supirreducible elements of L , definable as those elements not expressible as the sup of the set of elements strictly below them. We embed L in the CABA 2 A via f :
2A defined by f(y) = An 1 y where 1 y = (2 E L I x 5 y}. This function can be seen to preserve all joins and meets of L and t o be injective (argue along the lines of [15, pg 83, thm 2.551).
In order to show that A is the smallest set such that L embeds in 2 A , yppose L embeds in 2A' by the embedding g : L -+ 2A . Then for each sugirreducible 2 E L , let a, E g(x) -uy<, g(y). Such an a, exists as x is sugirreducible. Now for any two sup-irreducibles, if a, = a,, then a, E (x A y) < x, which would contradict the definition of a,. Thus there are as many elements in A' as in A. So 2A is the smallest CABA containing L . However X generates B, and X 2 L , so B is also the smallest. Thus 2A is isomorphic to B. We can now construct an isomorphism between 2A and B such that L is embedded similarly in both, by mapping each x E A to the a, constructed earlier.
For example Figure l(c) can be redrawn as a chain (a distributive lattice) with a reduction from 22 = 4 elements to 2 + 1 = 3 elements, more generally from 2" to n + 1. The theorem applies only to TO gates, so it does not apply to Figure l(a,e,f). It is evident that
In drawing the state spaces of TO gates we therefore need draw only the lattice of those subsets of A generated by the accepted states under arbitrary (including empty) union and intersection. We call this the partial distributive lattice or PDLat presentation of a state space, where the lattice of subsets is the anderlying lattice, and the accepted states are its points. This saves drawing the white state of Figure l One might ask whether we can recover the CABA B given even less than the PDLat structure on X . The partial order on X induced by its embedding in B does not suffice, the simplest counterexample for which is the pair of Boolean algebras in Figure 4 (a-b), having the same poset X , namely X = 0 (we do not insist on 0 # 1 for Boolean algebras). Figure 4(c-d) gives a more informative counterexample (we have arbitrarily chosen to draw schedules, but the idea holds equally for automata).
If however we record not just partial order infor- 
3
Aspects of concurreiicy
Recall that a property of a gate is a superset of its state space, equivalently, a Boolean consequence of the gate viewed as a Boolean proposition. The following succinctly expressed properties correspond naturally to various aspects of concurrency. This section serves three purposes: to further illustrate the use of gates in characterizing concurrent behavior; to show how quite a variety of aspects of behavior all come out of the one uniform notion of Boolean gates as acceptors (in AI this would be called emergent characterization); and to point up certain aspects absent from most or all other models of concurrency, in particular the notion of causality formalized here; and to illustrate the use of event propositions such as a A b E c. Any property expressed using states is taken to be a property of the dual gate.
Transition: A state t can evolve into a state y just when 3: + y. These are just inclusions between states, all of which we regard as legitimate state transitions.
Temporal order: a occurs before b if b + a . Winskel writes this as a I-b, called prime enabling [27] . If b + a , then every state with b = 1 must also have a = 1, which means that a must have been set to 1 no later than b. ( either of ( a with b ) or c with d suffices to enable e . This can be extended to three or more pre-events a , b, c Ie and three or more I-'% Conflict: a#b is -.(a A b ) (binary or coherent conflict[l8]), and means that it is illegal to set both a and b to 1, i.e. they are in conflict. More generally, #t may be defined as (AaEz a ) E 0 (no state contains all events in t , i.e. no superset o f t is a state of X.)
Internal choice: x E y A z and #(y V z ) expresses the choice of conflicting states y or z , made in the state t , so this choice is "internal". This corresponds to the branching construct of programming languages, where a choice is made based on the information accumulated in the current state. We can have a choice between several states, like a case statement in C.
Dilemma: v A w = 0 and # ( v V w ) expresses no basis
for choosing between ZI and w , since it means making the choice when no events have occurred, and thus no information is gathered. c asserts that a and b jointly cause c as their immediate effect, as it is impossible to have done both a and b without doing c also. On the other hand c + a A b is mere prime enabling, a , b Ic , that is it is OK to wait for a while before doing c. This distinction is absent from all other models of concurrency we are aware of.
Nondeterminism: a E b V c and b#c asserts choice of conflicting events b or c. Since the choice is made a t the same time as doing a , any information gathered by doing a could not have been used to choose, however, the choice was not available before a . So this choice is made by the environment, and is "external". This contrasts with b v c + a , which is mere prime enabling a I -b , a k c .
Synchronization: a E b asserts that a and b must happen simultaneously. A TO gate has only identity synchronizations a E a. Conditional synchronization, a -+ b E c however may hold even for To gates: it Enabling: General (nonprime) enabling is a , b I-e ;
Causality: a A b holds for causality a A b
Programming a process. We mentioned before that a gate is a conjunction of all its properties. This gives us a declarative way of programming a given process, namely, we can write small gates for each of the p r o p erties that we want the process t o satisfy, and "and" them together to get the full process. An alternative way of programming a gate is by carving out its automaton. We start out with an n-dimensional automaton, where n is the number of events in the process. Then we look a t each of the vertices and color them black or hollow according as whether they are desirable or undesirable. The resulting picture gives the desired automaton for the process.
We give an example for the first method of programming by constructing a gate for the mutex process, described in detail in the last section. It has four inputs designated U , r, a , b and there are four properties that these must satisfy: U # T , a + a v b , b + rva, and a V b + U V r . The gate on the left shows how to do this modularly, and the gate on the right shows the full circuit by substituting the actual circuits for the modules. In the present paper we further take Numeric quantities are not the only mathematical objects on which one can perform arithmetic. One may also add and multiply vector spaces, groups, etc. Chu spaces are no exception, and indeed possess a very attractive algebra [24], whose primitive operations can be taken to be sum P + Q and its unit 0, tensor product P @ Q and its unit T, and dualization or perp P l . To this one may add Girard's "exponential" ! P to complete the language to exactly that of linear logic k = ( 0 , l ) .
[51.
Algebraic Aspects of Gates
Chu Spaces
The simple notion of Boolean proposition is customarily algebraicized via Boolean algebras. This is however the wrong algebra for gates as acceptors. We instead treat gates as Chu spaces3, a uniform generalization of sets and Boolean algebras, along with various semilattice and distributive lattice structures in between these two extremes, as well as their associated Stone duality, to be treated in detail in a forthcoming paper. As we have seen, propositions may also be understood as either binary relations or partial distributive lattices. In each of these perspectives their
The present section treats this algebra from our gates perspective, in particular showing that all these operations and constants except P ' can be defined using ordinary Boolean circuits, in a way that should make their meaning at least as clear, to those used to deciphering circuits, as any symbolic definition. The next section shows how these operations can be used in a concurrent programming language, providing moti--3Note that gates are extensional, but Chu spaces, being binary relations, are not required to be. Here we assume extensionality.
vation for them independent of their use in linear logic, whose proof theoretic motivation remains largely obscure to those not in the inner sanctum of proof theory.
As usual, certain composites of the primitive operations have a sufficiently natural meaning to warrant their own notation, which can be introduced in one paragraph and ignored thereafter, as here. The De Morgan dual of sum is product P x Q = (P' + Q')', with unit 1 = O', while that of tensor product is Girard's par, P @ Q = (P' @ Q')' (Girard writes P q Q , the subject of some controversy), with unit satisfying ( P x Q)+R E P a ( Q + R ) (the need for isomorphism P 2 Q in place of identity P = Q will be explained shortly).
As we have described elsewhere [24], a t the syntactic level this algebra of Chu spaces looks just like the Peirce-Schroder-Tarski-Jdnsson calculus of binary relations [19, 121, to within choice of symbology, with P x Q written P Q (intersection of relations) and P @ Q as P ; Q for relational composition, etc. The calculi start to differ a little a t the equational level: the Peirce calculus' version of tensor product is not commutative (calling for two implications or residuals P / Q and P\Q in place of P -o Q ) , intersection of relations as its direct product distributes over their union as its sum, sum and product are idempotent, and equations are actual identities rather than mere isomorphisms. Otherwise however these two equational logics look quite similar.
The difference is greatest at the semantic level. We have already defined the operation P', as converse of a Chu space (in its relational form). In this section we shall define the remaining three primitive operations and two constants of Chu algebra in terms of circuits.
The units for sum and tensor product, namely 0 and T, and the exponential !P, are all defined by circuits whose output is constantly 1 and hence whose inputs are ignored. Zero has no inputs, the tensor unit T has one input, and ! P has for its inputs those of P . (This definition of ! P satisfies the Girard axioms but also satisfies ! ! P r ! P , leaving open the possibility of a less constrained alternative Chu interpretation for ! P . )
The sum P + Q is implemented as a circuit with components P and Q , by forming the conjunction of the outputs of P and Q , with the set of inputs of P+Q then being the disjoint union A + B of those of P and Q. This construction is illustrated in the following circuit, for which IAl = 3 and JBI = 2. 1 Figure 6 . Circuit for Sum
The gate thus implemented can be seen to partition its inputs into two disjoint blocks, one judged by P , the other by Q , with the gate as a whole registering its approval just when all its components approve of their respective blocks.
Tensor product P @ Q is the only operation requiring some work, and is where the circuit approach to defining operations really helps. As one might guess from the fact that the tensor unit has output 1, tensor product is a form of conjunction. But whereas sum is a noninteracting conjunction, tensor product behaves like a generic logical inference, in which the constraints in the components can entail new constraints involving the variables of both components. Now as with sum, tensor product assumes no a prion' relationship between the inputs of its arguments, which are therefore made disjoint. Nevertheless a connection is established between the two sets of inputs, namely by taking the set of inputs of P @ Q to be the Cartesian product A x B of those of P and Q instead of their sum. Visualizing this product as a rectangular array of inputs, we define bilinearity t o be the condition that each column of this rectangle (what one obtains by fixing a particular b E B of Q's inputs) independently satisfies P while each row satisfies Q . This is realized by using IBI distinct copies of P to monitor each column of A x B, and likewise IAl copies of Q to monitor rows. In the following example the rectangle is 3 x 2. 
Maps
We have mentioned isomorphisms of Chu spaces without defining them. More generally there exists a natural notion of morphism for Chu spaces, without which one could not distinguish Chu spaces from other families of subsets such as hypergraphs, which transform quite differently. With it, the class of Chu spaces becomes the category of such.
For the most general definition of morphism for Chu spaces, valid in any symmetric closed category V and defining the category Chu(V,I) for an arbitrary choice of I as an object of V, see Chu's appendix t o Barr's monograph [l] . But the restriction to V = Set, as assumed by Lafont and Streicher [13], appears to be good enough for ordinary applications, an intuition that we have substantiated with the theorem that the category of all wary relational structures and their homomorphisms fully and concretely embeds in Chu(Set, 2") [24, $51. (Thus Chu(Set, 2) , the subject of this paper, fully extends the category of unary relations, where "full" means that the (necessarily faithful) embedding functor is full, i.e. the embedded objects transform in the "same" way.) 
. )
A renaming is a function f : A -+ B from the set A of variables of P to the variables of Q ; for example there are four renamings from a V 6 to c @ d , namely
A renaming from P to Q is consequence-preserving when P so renamed is a consequence of Q, equivalent to requiring that the renaming take consequences of P to consequences of Q. Only the first two of the above four renamings are consequence-preserving .
Theorem 2 The states of P @ Q are in 1-1 correspondence with the Chu transforms from P to Q I .
Corollary P-oQ, defined as (P@Q*)', is the Chu space of all Chu transforms from P t o Q .
A PDLat homomorphism f : P 4 Q is a complete lattice homomorphism between their underlying lattices, which takes the points of P to the points of Q . 
Process Algebra
We now assign operational interpretations to the Chu algebra operations, supplemented with an addi-'This definition works for extensional Chu spaces only, but can be generalized to all Chu spaces.
tional choice operation PUQ that does not fit naturally into Chu algebra. We also take this opportunity to mention a circuit implementation of product.
The concurrence of two gates P and Q is their sum P+Q. Any behavior accepted by P+Q is a concurrent non-communicating execution of a behavior accepted by P and a behavior accepted by Q . From its circuit, it is clear that the inputs to P and Q can be varied independently, representing concurrent execution. The flow or orthocurrence [22, 31 of two gates is P @I Q. The behaviors accepted are the interaction of two behaviors accepted by P and Q. For example, if three trains are running in the same direction on the same track, and pass two stations, there are six events, one for each train crossing each station. Each train will see the two stations pass in a certain order, and similarly each station will see the trains pass in a certain order. So a behavior for the whole scenario is one in which each of these local constraints are met. The bilinear nature of P @I Q is expressed here by having one station-checker Q on each train and one train-checker P on each station and ensuring that all are satisfied.
The choice of P and Q , denoted by P U Q, is the gate which accepts any behavior which is either a behavior in P or a behavior in Q , such that events from both P and Q are not executed in the same behavior. The above circuit for choice implements this by making sure that no events in Q occur if P has started execution and vice versa.
Branching Time and True Concurrency
We now apply this notion of gate transformation to show how the relationships between early and late branching, and between true concurrency and mutex, can be handled in our framework. In more conventional frameworks this relationship cannot be treated in full without the assistance of labcls to indicate which events are repeated instances of the one event. Early branching ab+ac in its usual representations, including the regular expression ab+ac itself, contains a repetition of a, while representations of mutex ab + ba typically repeat both a and b.
Elsewhere [23] we have used liomotopy to give a label-free method of distinguishing true concurrency from mutex by representing the former as tlie usual filled in as a solid product automaton square, and the latter as the same but with the interior hollow. In both cases this relies on the geometry of tlie situation to give the information that had we labeled the edges, parallel edges would have received the same label.
Here we do not have higher-dimensional cells to represent this information. Instead we use silent transitions, of the kind introduced by Milner [16], for both early branching and mutual exclusion. branching a(b + c ) is easily represented as the conjunction of b 4 a, c + a , and   b#c ( b A c = 0 ) , that is, a precedes both b and c which cannot both happen.
Branching T i m e . Late
To change this to early branching ab + ac we adjoin to the late branching formula the further conditions b + u, c -+ r , a#r (making b#c redundant), and a -+ uVr (the choice of u or r must be made before a is done), where u and T are silent transitions, whose only purpose is to commit to a choice, preceding respectively b and c.
Late and early branching may be depicted as per the respective schedules of Figure 9 , or by their corresponding automaton, shown below. (Without Tlieorem 2 the schedule for early branching would have 256 events instead of just 17.)
The relationship between the late and early branching schedules ( A , X) and ( B , Y ) is that of subspace:
the former is a subspace of the latter in tlie sense that there exists an injection f : A -+ B sending a , b, c to themselves, together with a corresponding surjection g : Y -+ X projecting the seven states t-t. of the early brancher onto the four states of the late as shown. The timing of this branching is only early relative to the process at hand, in that when combined with other processes the choice of u or T (and hence of b or c ) need only be made prior to a, not a t the beginning of the containing process. This can however be 0 turned into absolute early branching by requiring that every disjunction of silent choices such as u v r precede every nonsilent action, forcing all choices to be made before any real activity commences. However there is a slicker way: simply require u V r = 1. This rules out states in which neither u nor r have happened, thus forcing the containing process, however large, t o start in a state that has already made this choice.
Figure 9. Schedules and automata for branching
The opposite of this is to insist on the choice being made in parallel with a, easily accomplished by strengthening a -+ uVr to a E avr. This is of course inconsistent with requiring uvr = 1, in that it immediately entails a = 1. We leave as a n exercise to calculate the diagrams for these variations on the basic theme. Concurrency, allb, is simply l [ a , b ] , the constantly true formula with inputs a and b. As with early branching, we shall represent the mutex ub + ba with the help of silent transitions U and r preceding a and b respectively. The conditions are u#r (choice), a + b v u (if U is not chosen then b must precede a), J -+ a v r (conversely for T ) , and a v b + avr (the choice must be made before doing either of a or b). The schedules and automata for true concurrency and mutual exclusion are as per Figure 10 .
Again there is an inclusion from left to right sending a , b to themselves, with a matching projection from the seven states of the exclusive process to the four states of the concurrent one. And again we have the option of making the choice a t any time prior to a V b , or at the beginning of time, representable for the mutex schedule by retracting the top spike.
What is remarkable is the great similarity of branching time and true concurrency as revealed by this analysis. On the right they have the same seven states, whereas on the left late branching identifies 20 and x while true concurrency instead identifies y and L .
